

Digital Integrated Circuits (ICs)


08.10.2010
①

"divide and conquer" approach can be used in digital. Modules (black box) can be used repeatedly to obtain a complex digital system.

This is not possible for an Analog system.

That's why we have digital Very large ICs (VLSI) but not analog VLSIs.

a VLSI has $\sim 10^7$ transistors in a die



(more generic)
reconfigurable


It can be configured
by using a hardware

Design such as using

HDL (h/w design language) $\Rightarrow$ VHDL, Verilog


Cost of IC


Fixed cost + variable cost



Non-recurring engineering
(NRE)

design + prototyping
test + etc





$$\text{Cost of a die} = \frac{\text{Cost of wafer}}{\text{dies per wafer} \times \text{die yield}}$$

$$\text{die yield} = \frac{\text{healthy dies}}{\text{Total \# of dies that can be obtained from the wafer}}$$

A die
(1.5mm x 1.5mm)
(15mm x 15mm)

thickness
~ 1mm




A wafer (semiconductor,
(D=30cm) pure
crystalline)

$$\text{Cost of a die} \propto f(\text{die area})^4$$

NOISE: unwanted variations of voltages and currents at the logic nodes.

NOISE MARGINS

an Inverter's Voltage-Transfer Characteristics (VTC)



$$N_{mL} = V_{IL} - V_{OL}$$

$$N_{mH} = V_{OH} - V_{IH}$$

for the TTL logic

$$V_{OH} = 2.4V$$

$$N_{mL} = 0.8 - 0.4 = 0.4V$$


$$V_{IH} = 2.0V$$

$$N_{mH} = 2.4 - 2.0 = 0.4V$$


undefined

$$V_{IL} = 0.8V$$

$$V_{OL} = 0.4V$$



for CMOS Logic



$$N_{MH} = 5 - 3.5 = 1.5V$$

$$N_{ML} = 1.5 - 0 = 1.5V$$

as $NM \uparrow$
then the
capability
of regeneration
increases

The Higher the NM
the better. ✓


NOISE IMMUNITY: expresses the ability of the system to process and to transmit information correctly in the presence of noise.
(The rejection of noise)

Whereas Noise Margin refers to **OVERPOWERING** the noise


DIRECTIVITY: a gate should be **UNIDIRECTIONAL**.

Changes in the output level should not affect or should not appear at the input.

Fan-in, Fan-out



Fan-in is m



Fan-out is n m gates

Performance

• computational ability (instructions per second)


~ 10 MIPS by a processor X

• CLOCK RATE (FREQUENCY)


propagation time t_p (delay)

$$t_p = \frac{t_{PHL} + t_{PLH}}{2}$$

t_p of a gate




Rise time, full time of a signal



t_p of a RING OSCILLATOR:

Odd number of
Inverters
cascaded




The period of the oscillation: T

$$T = 2 \times t_p \times N$$

t_p = propagation time of the inverter

N = # of inverters



ENERGY (POWER) CONSUMPTION

Battery for ex




10 Ah

1 A for 10 hours

or
5 A for 2 hours

or
10 A for 1 hour



- how much energy is consumed per operation
 - how much heat the circuit dissipates per operation
- ## CRITICAL DESIGN DECISIONS:
- power supply capacity
 - the battery life time
 - supply line sizing
 - packaging & cooling requirements

POWER DISSIPATION: Is an important property
of design that affects:

- feasibility
- cost
- reliability (MTBF)

DIFFERENT
PROBLEMS

necessitate

DIFFERENT
MEASURES

Supply line sizing $\rightarrow$ Peak Power P_{peak}

Cooling or battery requirements $\rightarrow$ Average power consumption P_{ave}

$$P_{peak} = \bar{i}_{peak} \cdot V_{supply} = \max P(t) \cdot \bar{V}$$
$$P_{ave} = \frac{1}{T} \int_0^T P(t) dt = (V_{supply}/T) \cdot \int_0^T i_{supply}(t) dt$$

Power Dissipation

Static

(all the time)

Dynamic

(during switching)

$$P(t) = v(t) \cdot i(t)$$

$$= V_{\text{supply}} \cdot i(t)$$

* $\rightarrow$ very important to reduce this!

$$i(t) = \frac{dq}{dt} = q \cdot \frac{dn}{dt}$$

* The PROPAGATION DELAY and the
POWER CONSUMPTION are RELATED!

$$\frac{1.6 \times 10^{-19} \text{ C}}{1.6 \times 10^{-19} \text{ C}} = 1$$

t_p : time at which given amount of energy
can be stored in the gate capacitances.

$$q = C \cdot v$$


$$i = \frac{dq}{dt} = C \cdot \frac{dv}{dt}$$



Propagation Delay $\times$ Power Consumption = CONSTANT

Power Delay Product (PDP) $\Rightarrow$ Very important
measure!

Energy Delay Product (EDP)

Ultimate Quality metric





$$V_c(t) = V_s (1 - e^{-t/RC})$$

$$\frac{5}{10} = 1 - e^{-t/RC}$$

$$0.5 = e^{-t/RC}$$

$$-\frac{t}{RC} = \ln 0.5$$

