

05.11.2010
©

$$\underline{R_d = g R_{ch}}$$


We have to reduce the channel resistance of the pull-down transistor!

OR we have to increase the conductance of the pull-down transistor.



$$I_d = \beta \left(V_{GS} - V_T - \frac{V_{DS}}{2} \right) V_{DS} \quad \text{in linear (LIN) region}$$

$$I_d = \frac{\beta}{2} (V_{GS} - V_T)^2 \quad \text{in SAT. region}$$

$$\text{Giv } \frac{\partial I_d}{\partial V_{GS}} \Big|_{V_{GS} = \text{const}} \longrightarrow \propto \beta$$

$\beta = \frac{\epsilon \cdot \mu}{t_{ox}} \left(\frac{W}{L} \right) \Rightarrow$ Channel width W will be increased to improve the conductance of the channel (transistor)

Increasing $W \Rightarrow$ bigger transistor!
(increases die area)
 $\hookrightarrow$ expensive!




Therefore (∴) $\Rightarrow$ Basic inverter is not good!

- Static electricity consumption is HIGH
(Energy consumption is very HIGH)
- Transients are not symmetric
- to decrease V_{OL} , W should be increased
The transistor gets B_{L600R} and B_{L600R}
which is not good!

We have to be SMARTER

② Inverter with an Depletion-mode n-channel MOS as pull-up device:



This transistor is ON at $V_{GS} = 0V$.
 $(V_T = -V_{dep}) < 0$

Problem: When the pull-down MOS becomes on since the pull-up MOS is always "ON", a path from V_{DD} to GND is formed again. $\rightarrow$ Static current will flow $\Rightarrow$ Energy is consumed again!

So we couldn't get rid of this problem with this circuit as well.

It persists!

However, it brings some advantages though.

Depletion mode
n MOS

$$I_d = \beta_{pu} \left| V_{dep} \right|^2 \text{ SAT}$$

$$V_{GS} - V_T = V_{GS} - (-V_{dep})$$

$$= 0 + V_{dep}$$

$$V_{GS} - V_T = V_{dep}$$


$$I_d = \beta_{pu} \left(V_{dep} - \frac{V_{ds}}{2} \right) V_{ds} \text{ LIN}$$


Before discharge we have

$$u_o = V_{DD} \rightarrow V_{ds} = V_{DD} - V_{DD} = 0$$

When capacitor discharges to u_{oL}

$$u_o = u_{oL} \approx 0V \rightarrow V_{ds} \approx V_{DD}$$





when $v_{ds} = V_{DD} \rightarrow V_{ds} = V_{DD} - V_{DD} = 0 \quad I_d \rightarrow 0$

when $v_{ds} \approx v_{ds} \approx 0 \rightarrow V_{ds} \approx V_{DD} - 0 \approx V_{DD} \quad I_d \rightarrow \text{big SATURATION}$

For the pull-down MOS

$$I_d = 0 \quad \text{when } V_{GS} - V_T \leq 0 \quad \text{CUT-OFF}$$


$$I_d = \beta_{pd} \left(V_{GS} - V_T - \frac{V_{ds}}{2} \right) \cdot V_{ds} \quad \text{when } V_{GS} - V_T \geq V_{ds}$$

LINEAR (LIN)


$$I_d = \frac{\beta_{pd}}{2} (V_{GS} - V_T)^2 \quad \text{when } V_{GS} - V_T < V_{ds}$$

SATURATION (SAT)


PULL-DOWN MOS



$V_O = V_{DS}$ of the pull-down MOS



VTC Voltage Transfer Characteristics of the INVERTER



When $V_O = V_{OL} \Rightarrow$ Pull-down, pull-up is
LIN SAT

LIN

SAT

$$\beta_{pd} \left(V_{GS} - V_T - \frac{V_{ds}}{2} \right) V_{ds} = \frac{\beta_{pu}}{2} (|V_{dcp}|)^2$$

When $v_o = v_{oL} \rightarrow v_{in} = V_{DD}$

$V_{ds} = v_{oL}$ (for pul-down) $\Rightarrow V_{GS} = V_{DD}$

$$\beta_{pd} \left(V_{DD} - V_T - \frac{v_{oL}}{2} \right) v_{oL}$$

$$= \beta_{pu} (V_{dcp})^2$$


$V_{DD} \gg V_T \rightarrow$ neglect V_T

v_{oL} is low $\rightarrow$ neglect $\frac{v_{oL}}{2}$

$$\beta_{pd} (V_{DD}) \cdot v_{oL} \cong \frac{\beta_{pu}}{2} (V_{dcp})^2$$

$v_{in} \text{ (H)} \equiv V_{DD}$

v_{in}




$$v_{oL} \cong \frac{\beta_{pu}}{2\beta_{pd}} \frac{V_{dcp}}{V_{DD}}$$

$$V_{OL} \cong \frac{\beta_{pu} \cdot V_{dip}^2}{2\beta_{pd} V_{DD}}$$

or

$$V_{OL} = \frac{\beta_{pu} V_{dip}^2}{2\beta_{pd} (V_{DD} - V_T)}$$



To make V_{OL} low enough (to reduce V_{OL})
we should either: (or both)

$$k = \frac{\beta_{pd}}{\beta_{pu}} \quad \uparrow \quad \text{(Inverter Ratio)}$$


following inverter
TURN ON

we should increase V_{DD} (which is not good!) $\left(E = \frac{1}{2} C V_{DD}^2\right)$

$$V_{OL} = \frac{1}{2k} \frac{(V_{DD})^2}{(V_{DD} - V_T)}$$

$k = \frac{\beta_{pd}}{\beta_{pu}} \Rightarrow$ increasing k means
 increasing the channel
 width of the pull-down
 transistor (W_{pd})
 to make it BIGGER
 (AREA!)

Also, during the pull down transistor's ON period we have a static current flowing and a DC power consumption:




$$\boxed{V_p = I_d \times V_{DD}} \quad \text{DC power loss}$$

Static power dissipation


$$V_p = \frac{V_{DD}^2}{(R_{dpu} + R_{dpd})}$$

Effective channel resistances.



*We have a better Inverter than the basic inverter.
 But, we have static power (DC power) loss again!
 *and to keep V_{OL} small, we have to make pull-down MOS bigger!

* Better Application $\Rightarrow$ CMOS INVERTER




When Q1 is ON
Q2 is OFF

When Q1 is OFF
Q2 is ON


Both of them are
ON in a very short
instance (only during
switching)

No STATIC, or DC
power consumption.




No STATIC time period (very short time only)
 when both transistors are ON.


VTC



Q1 pull-up
 $V_{DS} = V_{DD} - V_o$



Q2 pull-down
 $V_{DS} = V_o$





CMOS inverter consumes power only during switching. If the clock frequency increases power consumption increases in CMOS.

example: a CMOS inverter



$$\phi_1 \Rightarrow f = 1 \text{ GHz}$$



$$\phi_2 \Rightarrow f = 4 \text{ GHz}$$

CMOS Inverter consumes 4 times bigger Power at this frequency than it does at 1 GHz.

However in this case (CMOS inverter),
to a certain extent, we have no pressure
on the design of the pull-down transistor.
(to keep V_{OL} lower)

Problem: p-mos transistor has lower hole
transitron (holes are slower than electrons)
(Speed)

this causes smaller I_d , other factors kept constant,
in p-mos. We have to make p-mos a little bit
larger than n-mos to balance this. (1.5/1)