




12 Nov 2010
(C)

A CMOS INVERTER

CMOS Inverter




Layout of the
CMOS inverter on Si






$$u_o = V_{DD} e^{-t/\tau}$$

$$\tau = R_{pd} \cdot C$$



$$u_o = V_{DD} e^{-t / R_{pd} C}$$

$$u_o = V_{DD} e^{-0.69} = 0.5 V_{DD}$$



$V_{ds} \text{ of pull down} = V_{OL}$

$V_{ds} \text{ pull-up} = V_{DD} - V_{OL}$

Energy lost during switching = CV_{DD}^2

Power lost = $CV_{DD}^2 \cdot f$
in a switching
cycle

Memories


Power lost:

① Charging and Discharging transients = $CV_{DD}^2 \cdot f$
DYNAMIC

② Static power (when both transistors are ON
momentarily during switching) (V_{DD} and GND are shorted
connected)


③ Leakage currents in the inverter
BI

* Reduce V_{DD}
* Reduce C



Reducing V_{DD} ~~will~~ will increase the t_{pH} mostly.

* Reducing $C \Rightarrow$ Reducing Size of the Transistor $\downarrow$



$$E = \frac{V_{DS}}{L} \quad \text{If we have } V_{DS} = 1V$$

$$L = 20nm$$

$$E = \frac{1}{20 \times 10^{-9}} = \frac{100 \times 10^7}{20} = 5 \times 10^7 V/m$$


$$\mathcal{E} = 5 \times 10^7 \text{ V/m} = 5 \times 10^5 \text{ V/cm} = \underline{\underline{500 \text{ kV/cm}}}$$

$$\frac{V}{m} \cdot \frac{1 \text{ m}}{100 \text{ cm}}$$

The carriers in the channel will feel this $\mathcal{E}$!

This will saturate the carrier speed.

HIGH FIELDS $\rightarrow$ Short Channel Effect!



HW = What is ^{the} Logical Effort?
Explain.