






A NOR Gate:




example:



Stick Diagram




$$f = AB + CD$$



$$f = ABC + C\bar{A} + A\bar{B}$$


$$PDN = \bar{f} = (\overline{ABC}) \cdot (\overline{C\bar{A}}) \cdot (\overline{A\bar{B}})$$

$$= (\bar{A} + \bar{B} + \bar{C})(\bar{C} + A)(\bar{A} + B)$$




$$f = (\bar{A} + \bar{B} + \bar{C})(\bar{C} + A)(\bar{A} + B) = ABC + C\bar{A} + A\bar{B}$$

SEQUENTIAL LOGIC CIRCUITS



Timing Metrics for Sequential Circuits



The clock period T , at which the sequential circuit operates, must accommodate the longest delay of any stage in the network.

Assume the delay (total) of the combinational circuits is t_{logic}

$$T \geq t_{c-q} + t_{\text{logic}} + t_{su}$$

Memory

volatile

(when power off
it evaporates)

ex: RAM

non-volatile

(stays even
when turn-off
the power)

ROM = Read Only Memory
CDs, hard drives etc.

Dynamic
RAM


(refresh is needed)

bits are stored as charge
in the capacitors


Static
RAM

ex: bits are stored
in flip-flops

A Latch:




a positive Latch
it takes the input
when the CLK is
HIGH




a 2-to-1 multiplexer (mux)

S	f
0	A
1	B



STATIC LATCHES and REGISTERS




bistable circuit


It is a memory element.

It keeps 1 bit of data.


a bistable $\equiv$ a flip-flop



Remember: Astable circuit oscillator



A positive Latch with pass transistors.




a transmission gate

We use N-MOS and

PMOS transistors.


4 transistors (3 inverters)



CLK	Q
0	$Q = Q_{-1}$
1	D

When CLK = 1 D is connected at output
When CLK = 0 then previous Q is kept



A negative latch



it senses when CLK low
it holds when CLK HIGH

In These latches when configured as in the previous page has 4 transistors (in the transmission gates 4 transistors)

A CLK should drive these 4 transistors. # of transistors should be reduced.




a D-Latch

This circuit is better:

- It has 2 transistors
- Both are NMOSs.


CLK drives 2 transistors.



A Master-Slave Edge-Triggered Register


MASTER


SLAVE



Negative Latch

Positive Latch





This behaves as if it is a positive edge-triggered register

