






$CLK \rightarrow LOW \Rightarrow T1 ON \quad T2 OFF \quad D \text{ is sensed}$
 $CLK \rightarrow HIGH \Rightarrow T1 OFF \quad T2 ON \quad \text{sensed } D \text{ is transferred to output } Q$




another circuit: (no transmission gate, NMOS only)



$CLK \Rightarrow \text{HIGH} \Rightarrow D$ is sensed $X = \overline{D}$
 $CLK \Rightarrow \text{LOW} \Rightarrow X$ is sensed $Q = \overline{X} = D$




These circuits suffer also from non-ideal CLK signal. Such as:




Зосипо І:


Generate 2 independent CLK signals $t_{\text{non-overlap}}$ (resolve the SKEW problem)



$CLK \Rightarrow \Phi H 1$

$$\overline{CLK} \Rightarrow PHZ$$


STATIC MEMORY ELEMENT (SR flip flop) register



A	B	NOR
0	0	1
0	1	0
1	0	0
1	1	0

S	R	Q
0	0	Q-1
0	1	0
1	0	1
1	1	UNDEFINED


When Q is zero

① if $S=1, R=0$
 $Q=1$ **SET**

② if $S=0, R=1$
 $Q=0$ **RESET**

③ $R=0, S=0$
 $Q=Q-1$

④ $R=1, S=1$
 Invalid!




These circuits are asynchronous!
(no clock signal)

$\bar{S}$	$\bar{R}$	Q	$\bar{Q}$
1	1	NC	NC
0	1	1	0
1	0	0	1
0	0	Invalid	

No change
 $Q = Q_{-1}$


DYNAMIC LATCHES & REGISTERS



each capacitor has a leakage of charge
Therefore to keep the charge at the same level
it should be periodically refreshed

When the memory element is formed by a capacitor,
then we have a dynamic memory. ($\sim$ ms)
(Each C holds 1 bit of information.)

DYNAMIC TRANSMISSION GATE EDGE-TRIGGERED REGISTERS



$CLK \rightarrow \text{HIGH} \Rightarrow X \text{ is updated} \Rightarrow Q = \overline{\overline{X}} = D$


$CLK \rightarrow \text{LOW} \Rightarrow D \text{ is sampled} \Rightarrow X = D$






↳ Sseudo static Latch.

C^2 MOS — A clock skew insensitive approach




Master-slave positive edge-triggered register



In this case D is not transmitted to output.
 $\therefore$ This circuit solves the CLK skew problem also.

TRUE SINGLE PHASE CLOCKED REGISTERS (TSPCR)




Advantage: only 1
Clock signal needed

This is a LATCH


TSPCR offers another advantage:

Other logic functions can be generated at the same time.





The combinational logic can be implemented too.

example:



PIPELINING $\rightarrow$ to optimize sequential circuit



$$T_{min} = t_{c-q} + t_{pd-\log ic} + t_{su}$$

A green arrow points from the circled term $t_{pd-\log ic}$ in the equation to the $\log(\cdot)$ block in the circuit diagram above.

A better way:



$$T_{\min \text{ pipeline}} = t_{c-q} + \max(t_{pd-\text{add}}, t_{pd-\text{abs}}, t_{pd-\text{log}}) + t_{sn}$$

$$T_{\min \text{ pipeline}} \approx \frac{1}{3} T_{\min}$$

CLK period	CLK ADDER	Absolute Value	Logarithm
1	$a_1 + b_1$		
2	$a_2 + b_2$	$a_1 + b_1$	
3	$a_3 + b_3$	$a_2 + b_2$	$a_1 + b_1$
4	$a_4 + b_4$	$a_3 + b_3$	$a_2 + b_2$