ECE 424 – INTRODUCTION TO VLSI DESIGN + LAB

LABORATORY WORK 8

In this laboratory work, we will study on clock division method, Mealy type and Moore type machines.

Clock Division:

When you want to show a counter on your FPGA development card, you cannot see the counting because of its velocity. It will count so fast, because the oscillator frequency of a FPGA development kit is in MHz's. So you should divide clock by using clock division method.

$q(i)$	Frequency (Hz)	Period (ms)
i	50000000.00	0.00002
0	25000000.00	0.00004
1	12500000.00	0.00008
2	6250000.00	0.00016
3	3125000.00	0.00032
4	1562500.00	0.00064
5	781250.00	0.00128
6	390625.00	0.00256
7	195312.50	0.00512
8	97656.25	0.01024
9	48828.13	0.02048
10	24414.06	0.04096
11	12207.03	0.08192
12	6103.52	0.16384
13	3051.76	0.32768
14	1525.88	0.65536
15	762.94	1.31072
16	381.47	2.62144
17	190.73	5.24288
18	95.37	10.48576
19	47.68	20.97152
20	23.84	41.94304
21	11.92	83.88608
22	5.96	167.77216
23	2.98	335.54432

Figure 1

```
20  library IEEE;
21  use IEEE.STD_LOGIC_1164.ALL;
22  use IEEE.STD_LOGIC_ARITH.ALL;
23  use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25  entity counter is
26  port ( clk : in std_logic;
27  reset : in std_logic;
28  pause : in std_logic;
29  count_out : out std_logic_vector(3 downto 0));
30  end counter;
31  architecture Behavioral of counter is
32  signal temp_count : std_logic_vector(3 downto 0) := x"0";
33  signal slow_clk : std_logic;
34  -- Clock divider can be changed to suit application.
35  -- Clock (clk) is normally 50 MHz, so each clock cycle
36  -- is 20 ns. A clock divider of 'n' bits will make 1
37  -- slow_clk cycle equal 2^n clk cycles.
38  signal clk_divider : std_logic_vector(23 downto 0) := x"000000";
39  begin
40  -- Process that makes slow clock go high only when MSB of
41  -- clk_divider goes high.
42  clk_division : process (clk, clk_divider)
43  begin
44     if (clk = '1' and clk'event) then
45        clk_divider <= clk_divider + 1;
46     end if;
47     slow_clk <= clk_divider(1);
48  end process;
49
50  counting : process(reset, pause, slow_clk, temp_count)
51  begin
52     if reset = '1' then
53        temp_count <= "0000"; -- Asynchronous reset.
54     elsif pause = '1' then
55        temp_count <= temp_count; -- Asynchronous count pause.
56     else
57        if slow_clk'event and slow_clk ='1' then -- Counting state
58           if temp_count < 9 then
59              temp_count <= temp_count + 1; -- Counter increase
60           else
61              temp_count <= "0000"; -- Rollover to zero
62           end if;
63        end if;
64     end if;
65  count_out <= temp_count; -- Output
66  end process;
67  end Behavioral; -- End module.
```

Figure 2

Figure 1 is explaining the main idea of clock division and figure 2 is giving the vhdl codes for doing this for modulo9 counter. Write the codes and simulate it by using test bench waveform.

Moore Machine:



Present state	Next state		Output (Z)
	X=0	X=1	X=0
S0	S0	S2	0
S1	S0	S2	1
S2	S2	S3	1
S3	S3	S1	0

Figure 3

```
20  library IEEE;
21  use IEEE.STD_LOGIC_1164.ALL;
22  use IEEE.STD_LOGIC_ARITH.ALL;
23  use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25
26  entity moore is
27
28
29  port( X, CLOCK: in STD_LOGIC;
30        Z: out STD_LOGIC);
31
32  end moore;
33
34  architecture Behavioral of moore is
35
36  type STATE_TYPE is (S0, S1, S2, S3);
37  signal CURRENT_STATE, NEXT_STATE: STATE_TYPE;
38
39  begin
40
41  COMBIN: process(CURRENT_STATE, X)
42  begin
43
44  case CURRENT_STATE is
45     when S0 =>
46        Z <= '0';
47        if X = '0' then
48           NEXT_STATE <= S0;
49        else
50           NEXT_STATE <= S2;
51        end if;
52     when S1 =>
53        Z <= '1';
54        if X = '0' then
55           NEXT_STATE <= S0;
56        else
57           NEXT_STATE <= S2;
58        end if;
59     when S2 =>
60        Z <= '1';
61        if X = '0' then
62           NEXT_STATE <= S2;
63        else
64           NEXT_STATE <= S3;
65        end if;
66     when S3 =>
67        Z <= '0';
68        if X = '0' then
69           NEXT_STATE <= S3;
70        else
71           NEXT_STATE <= S1;
72        end if;
73  end case;
74
75  end process;
76
77
78  SYNCH: process
79  begin
80     wait until CLOCK'event and CLOCK = '1';
81        CURRENT_STATE <= NEXT_STATE;
82  end process;
83
84
85  end Behavioral;
86
87
```

Figure 4

Figure 3 is a simple moore machine Figure 4 is giving vhdl codes of that machine. Write these codes and simulate it.

Mealy Machine:



Present state	Next state		Output (Z)
	X=0	X=1	X=0X=1
S0	S0	S2	0 1
S1	S0	S2	0 0
S2	S2	S3	1 0
S3	S3	S1	0 1

Figure 5

Figure 5 is a FSM(Finite State Machine) that is explaining a simple mealy type machine. Write your own vhdl code for this machine and simulate it to see that your code is working properly.

Homework: By using Mealy / Moore machine, design a vending machine, draw the finite state machine diagram and truth table.

Your vending machine is accepting 25Kr, 50Kr and 1 TL. There are three types of drinks in your machine. These drinks are water, ice tea and cola.

The price of cola: 1.50TL

The price of ice tea: 1TL

The price of water: 75 Kr

The customer should choose the drink after giving money. There are 4 buttons on the machine. 3 of them are for cola, ice tea and water. 1 of them is for giving back the money. Don't forget to give back the reminder of money if there is.

Send me FSM diagram and simulated VHDL codes with whole project file.

Deadline: 07.01.2014 Tuesday, 21:00.

Prepared By: **İbrahim BOZKURT**
e-mail: ibrahimbozkurt@cankaya.edu.tr